

Claims:

sub
1

1. An apparatus having an integrated circuit, the integrated circuit comprising;
a first circuit adapted to store a volatile logic value; and
a second circuit adapted to generate a logic value, wherein the integrated circuit is
5 adapted to decouple a power supply potential from at least a portion of the second circuit
in a first operational mode.

2. The apparatus of claim 1, wherein the integrated circuit further comprises a
coupling transistor to couple and decouple the second circuit from the power supply
potential.

3. The apparatus of claim 2, wherein the coupling transistor is in series between
the second circuit and a node to be couple to the power supply potential.

4. The apparatus of claim 2, wherein the second circuit comprises a logic transistor
having a gate dielectric layer that is thinner than a gate dielectric layer of the coupling
transistor.

5. The apparatus of claim 4, wherein the gate dielectric layer of the logic transistor
20 is at least 30 angstroms thinner than the gate dielectric layer of the coupling transistor.

6. The apparatus of claim 2, wherein the integrated circuit further comprises a pass

EL034435219US

transistor connected in parallel with the coupling transistor, the pass transistor being of the opposite polarity as the coupling transistor.

7. The apparatus of claim 1, wherein the integrated circuit further comprises a voltage regulator and the integrated circuit is adapted to couple the first circuit to the voltage regulator in the first operational mode.

8. The apparatus of claim 7, wherein the integrated circuit is adapted to decouple the a power supply potential from the first circuit when in a second operational mode.

9. The apparatus of claim 1, wherein the second circuit is adapted to generate the logic value based at least in part on the volatile logic value.

10. The apparatus of claim 1, wherein the integrated circuit is further adapted to couple the first circuit and the second circuit to the power supply potential in a second operational mode.

11. The apparatus of claim 10, wherein the integrated circuit is further adapted to couple the first circuit and the second circuit to each other in the second operational mode.

12. A method comprising:

decoupling a power supply voltage potential from a logic circuit while retaining a volatile logic value in a memory circuit when an integrated circuit is in a first operational mode.

5

13. The method of claim 12, further comprising coupling the logic circuit and the memory circuit to the power supply voltage potential when the integrated circuit is in a second operational mode.

14. The method of claim 13, further comprising coupling the logic circuit to the memory circuit.

15. The method of claim 12, further comprising coupling the memory circuit to a voltage regulator when the integrated circuit is in the first operational mode.

16. The method of claim 12, further comprising generating a logic value with the logic circuit based, at least in part, on a volatile logic value stored in the memory circuit when the integrated circuit is in a second operational mode.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995

17. A computing system comprising:

a static random access memory; and

an instruction processing unit, the instruction processing unit comprising:

a first circuit to store a volatile logic value; and

5 a second circuit to generate a logic value, wherein the instruction processing unit decouples a power supply potential from at least a portion of the second circuit and retains the volatile logic value when in a first operational mode.

10 18. The computing system of claim 17, wherein the instruction processing unit further comprises a coupling transistor to couple and decouple the second circuit from the power supply potential.

15 19. The computing system of claim 18, wherein the second circuit comprises a coupling transistor having a gate dielectric layer that is at least twice as thick as a gate dielectric layer of the coupling transistor.

20 20. The computing system of claim 17, further comprises a voltage regulator, wherein the instruction processing unit is adapted to couple the first circuit to the voltage regulator in the first operational mode.

21. The computing system of claim 20, wherein the instruction processing unit is adapted to decouple a power supply potential from the first circuit when in a second operational mode.

EL034435219US

22. The computing system of claim 17, wherein the instruction processing unit is further adapted to couple the first circuit and the second circuit to the power supply potential in a second operational mode.

5

23. The computing system of claim 22, wherein the instruction processing unit is further adapted to couple the first circuit and the second circuit to each other in the second operational mode.

TOP SECRET